Configurable bandwidth memory devices and methods

Procedes et dispositifs de memoire a largeur de bande configurable


Memory devices and methods are described, such as those that include a stack of memory dies and an attached logic die. Method and devices described provide for configuring bandwidth for selected portions of a stack of memory dies. Additional devices, systems, and methods are disclosed.
L'invention concerne des procédés et des dispositifs de mémoire, tels que des dispositifs comprenant un empilement de puces de mémoire et une puce logique solidaire. Les procédés et dispositifs selon l'invention permettent de configurer la largeur de bande de parties sélectionnées d'un empilement de puces de mémoire. L'invention concerne également des dispositifs, des systèmes et des procédés supplémentaires.




Download Full PDF Version (Non-Commercial Use)

Patent Citations (3)

    Publication numberPublication dateAssigneeTitle
    US-2006126369-A1June 15, 2006Siva RaghuramStacked DRAM memory chip for a dual inline memory module (DIMM)
    US-2008084725-A1April 10, 2008Vesa Lahtinen, Tapio Hill, Kimmo Kuusilinna, Jari Nikara, Mika Kuulusa, Tommi Makelainen3D chip arrangement including memory manager
    US-2008130395-A1June 05, 2008Micron Technology, Inc.Self-identifying stacked die semiconductor components

NO-Patent Citations (1)

    See also references of EP 2411981A4

Cited By (0)

    Publication numberPublication dateAssigneeTitle